

Two-Channel ESD Clamp Array for Submicron ASIC Protection

- PRELIMINARY -

INTRODUCTION

DESCRIPTION

The MN1231 is a new generation of ESD Clamp protection array suitable for challenging deep submicron ASIC protections. This device is ideal for protecting systems with high data and clock rates and for circuits requiring low capacitive loading such as USB 2.0.

The MN1231 incorporates a dual stage ESD architecture which offers dramatically higher system level ESD protection compared with traditional single clamp designs. In addition, the MN1231 provides a controlled filter roll-off for even greater spurious EMI suppression and signal integrity. The MN1231 protects against ESD pulses up to $\pm 12\text{kV}$ contact on the "OUT" pins per the IEC 61000-4-2 standard.

The device also features easily routed "pass-through" differential pinouts in a 6-lead SOT23 package.

FEATURES


- Two channels of ESD protection
- Exceeds ESD protection to IEC61000-4-2 Level 4
- $+12\text{kV}$ contact discharge (OUT pins)
- Two-stage matched clamp architecture
- Matching-of-series resistor (R) of $\pm 10\text{m}\Omega$ typical
- Flow-through routing for high-speed signal integrity
- Differential channel input capacitance matching of 0.02pF typical
- Improved powered ASIC latchup protection
- Dramatic improvement in ESD protection vs. best in class single-stage diode arrays
- 40% reduction in peak clamping voltage
- 40% reduction in peak residual current
- Withstands over 1000 ESD strikes*
- Available in a SOT23-6 package

*Standard test condition is IEC61000-4-2 level 4 test circuit with each ($A_{\text{OUT}}/B_{\text{OUT}}$) pin subjected to $\pm 12\text{kV}$ contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one


APPLICATIONS

- USB devices data port protection
- General high-speed data line ESD protection

ELECTRICAL SCHEMATIC



PIN-OUT



ORDERING INFORMATION

MN1231"T"- "P"-TR

"T" for temperature= "C" for commercial ($0 - 70^\circ\text{C}$) or "I" for industrial ($-20^\circ\text{C} - +85^\circ\text{C}$) - Default or no indication means "C"

"P" for packaging= "ST" for SOT, "WF" for wafer* form "TR" for Tape and Reel - No indication means delivery in tube

* Minimum quantity= 1 wafer

SINGLE AND DUAL CLAMP ESD PROTECTION

The following sections describe the standard single clamp ESD protection device and the dual clamp ESD protection architecture of the MN1231.

Single Clamp ESD Protection

Conceptually, an ESD protection device performs the following actions upon a strike of ESD discharge into the protected ASIC (see Figure 1).

- When an ESD potential is applied to the system under test (contact or air-discharge), Kirchoff's Current Law (KCL) dictates that the Electrical Overstress (EOS) currents will immediately divide throughout the circuit, based on the dynamic impedance of each path.
- Ideally, the classic shunt ESD clamp will switch within 1ns to a low-impedance path and return the majority of the EOS current to the chassis shield/ reference ground. In actuality, if the ESD component's response time (t_{CLAMP}) is slower than the ASIC it is protecting, or if the Dynamic Resistance (R_{DYN}) is not significantly lower than the ASIC's I/O cell circuitry, then the ASIC will have to absorb a large amount of the EOS energy, and may be more likely to fail.
- Subsequent to the ESD/EOS event, both devices must immediately return to their original specifications, ready for an additional strike. Any deterioration in parasitics or clamping capability should be considered a failure, as it can affect signal integrity or subsequent protection capability (this is known as "multi-strike" capability.)




Figure 1. Single Clamp ESD Protection

Dual Clamp ESD Protection

In the MN1231 dual ESD clamp architecture, the first stage begins clamping immediately, as it does in the single clamp case. The dramatically reduced I_{RES} current from stage one passes through the 1Ω series element and then gradually feeds into the stage two ESD device (see Figure 2). The series inductive and resistive elements further limit the current into the second stage, and greatly attenuate the resultant peak incident pulse presented at the ASIC side of the device.

This disconnection between the outside node and the inside ASIC node allows the stage one clamps to turn on and remain in the shunt mode before the ASIC begins to shunt the reduced residual pulse. This gives the advantage to the ESD component in the current division equation, and dramatically reduces the residual energy that the ASIC must dissipate.




Figure 2. Dual Clamp ESD Protection

MN1231 ARCHITECTURE OVERVIEW

The ESD clamp protection two-stage per channel matched clamp architecture with isolated clamp rails features a series element to radically reduce the residual ESD current (I_{RES}) that enters the ASIC under protection (see Figure 3). From stage 1 to stage 2, the signal lines go through matched dual 1Ω resistors.

The function of the series element (dual 1Ω resistors for the MN1231) is to optimize the operation of the stage two diodes to reduce the final I_{RES} current to a minimum while maintaining an acceptable insertion impedance that is negligible for the associated signaling levels.

Each stage consists of a traditional low-cap Dual Rail Clamp structure which steer the positive or negative ESD current pulse to either the positive (V_P) or negative (V_N) supply rail.

A zener diode is embedded between V_P and V_N , offering two advantages. First, it protects the V_{CC} rail against ESD strikes. Second, it eliminates the need for an additional bypass capacitor to shunt the positive ESD strikes to ground.

The MN1231 therefore replaces as many as 7 discrete components, while taking advantage of precision internal component matching for improved signal integrity, which is not otherwise possible with discrete components at the system level.




Figure 3. MN1231 Block Diagram (I_{ESD} Flow During a Positive Strike)

Advantages of the MN1231 Dual Stage ESD Protection Architecture

Figure 4 illustrates a single stage ESD protection device. The inductor element represents the parasitic inductance arising from the bond wire and the PCB trace leading to the ESD protection diodes.




Figure 4. Single Stage ESD Protection Model

Figure 5 illustrates one of the two MN1231 channels. Similarly, the inductor elements represent the parasitic inductance arising from the bond wire and PCB traces leading to the ESD protection diodes as well.




Figure 5. MN1231 Dual Stage ESD Protection Model

MN1231 Inductor Elements

In the MN1231 dual stage ESD clamp architecture, the inductor elements and ESD protection diodes interact differently compared to the single stage model.

In the single stage model, the inductive element presents high impedance at high frequency, i.e. during an ESD strike. The impedance increases the resistance of the conduction path leading to the ESD protection element. This limits the speed that the ESD pulse can discharge through the single stage protection element.

In the dual stage ESD clamp architecture, the inductance elements are in series to the conduction path leading to the protected device. The elements actually help to limit the current and voltage striking the protected device.

The reactance of the series and the inductor elements in the second stage forces more of the ESD strike current to be shunted through the first stage. At the same time the voltage drop across series element helps to lower the clamping voltage at the protected terminal.

The inductor elements also tune the impedance of the stage by canceling the capacitive load presented by the ESD diodes to the signal line. This improves the signal integrity and makes the ESD protection stages more transparent to the high bandwidth data signals passing through the channel.

The innovative dual stage ESD clamp architecture turns the disadvantages of the parasitic inductive elements into useful components that help to limit the ESD current strike to the protected device and also improves the signal integrity of the system by balancing the capacitive loading effects of the ESD diodes.

GRAPHICAL COMPARISON AND TEST SETUP

The following graphs (see Figure 6, Figure 7, and Figure 8) show that the MN1231 (dual stage ESD protector) lowers the peak voltage and clamping voltage by 40% across a wide range of loading conditions in comparison to a standard single stage device. This data was derived using the test setups shown in Figure 9 and Figure 10.




Figure 6. . IEC 61000-4-2 Vpeak vs. Loading (RDUP*)




Figure 7. IEC 61000-4-2 Vclamp vs. Loading (RDUP*)

* RDUP indicates the amount of Resistance (load) supplied to the Device Under Protection (DUP) through a variable resistor.




Figure 8. IEC 61000-4-2 I_{RES} (Residual ESD Peak Current) vs. Loading (RDUP)




Figure 9. Single Stage ESD Device Test Setup




Figure 10. MN1231 Test Setup

PIN DESCRIPTION

Number	Name	Description
1	A	Bidirectional clamp to Connector (Outside the system)
2	V _N	Ground return to Shield
3	A _{IN}	Bidirectional clamp to ASIC (Inside the system)
4	B _{IN}	Bidirectional clamp to ASIC (Inside the system)
5	V _P	Bias voltage (optional)
6	B	Bidirectional clamp to Connector (Outside the

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS		
PARAMETER	RATING	UNITS
Operating Supply Voltage (V _P)		6.0
Diode Forward DC Current (A _{OUT} /B _{OUT} Side)	8.0	mA
Continuous Current through Signal Pins (IN to	125	mA
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any channel input	(V _N - 0.5) to (V _P + 0.5)	V
Package Power Rating (SOT23-6)	225	mW

Note 1: Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL OPERATING CHARACTERISTICS (SEE NOTE 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_P	Operating Supply Voltage			5	5.5	V
I_{CC5}	Operating Supply Current	$V_P = 5V$			1	μA
V_F	Diode Forward Voltage Top Diode Bottom Diode	$I_F = 8mA, T_A = 25^\circ C$, See Note 2	0.60 0.60	0.80 0.80	0.95 0.95	V
V_{ESD}	ESD Protection, Contact Discharge per IEC 61000-4-2 Standard OUT-to- V_N Contact IN-to- V_N Contact	$T_A = 25^\circ C$, See Note 2	± 12 ± 4			kV kV
I_{RES}	Residual ESD Peak Current on RDUP (Resistance of Device Under Protection)	IEC 61000-4-2 8kV; RDUP = 5 Ω , $T_A = 25^\circ C$, See Note 2		2.3		A
V_{CL}	Channel Clamp Voltage Positive Transients Negative Transients	$I_{PP} = 1A, T_A = 25^\circ C, t_P = 8/20\mu s$, Zap at OUT, Measure at IN, See Note 2		+9 -1.4		V
R_{DYN}	Dynamic Resistance Positive Transients Negative Transients	$I_{PP} = 1A, T_A = 25^\circ C, t_P = 8/20\mu s$, Zap at OUT, Measure at IN, See Note 2		0.4 0.3		Ω
C_{OUT}	OUT Capacitance	$f = 1\text{ MHz}, V_P = 5.0V, V_{IN} = 2.5V, V_{OSC} = 30mV$; Note 2, 3		1.5		pF
ΔC_{OUT}	Channel to Channel Capacitance Match	$f = 1\text{ MHz}, V_P = 5.0V, V_{IN} = 2.5V, V_{OSC} = 30mV$, see Note 2		0.02		pF
R_S	Series Resistance	See Note 2		1		Ω
ΔR_S	Channel to Channel Resistance Match	See Note 2		± 10	± 30	m Ω

Note 1: All parameters specified at $T_A = -20^\circ C$ to $+85^\circ C$ unless otherwise noted.
 Note 2: This parameter is guaranteed by design and verified by device characterization
 Note 3: Capacitance measured from OUT to V_N with IN floating.

PERFORMANCE INFORMATION




Figure 11. Clamping Voltage vs. Peak Current




Figure 12. Capacitance vs. Bias Voltage

Typical Filter Performance (nominal conditions unless specified otherwise, 0V DC bias, 50Ω environment)




Figure 13. Typical Single-Ended S21 Plot (1dB/div, 3MHz to 6GHz)

MN1231 Application and Guidelines

The MN1231 has an integrated zener diode between V_P and V_N (for each of the two stages). This greatly reduces the effect of supply rail inductance L_2 on V_{CL} by clamping V_P at the breakdown voltage of the zener diode. However, for the lowest possible V_{CL} , especially when V_P is biased at a voltage significantly below the zener breakdown voltage, it is recommended that a 0.22μF ceramic chip capacitor be connected between V_P and the ground plane. With the MN1231, this additional bypass capacitor is generally not required.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the V_P pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.




Figure 14. Typical Layout with Optional V_P Cap Footprint